Nitric oxide (NO) post-oxidation annealing (POA) is an effective method for lowering the carbon component at an oxide/4H-SiC interface. However, this method has a drawback of additional oxidation by oxygen source from the NO gas. Atomic-layer-deposited (ALD) oxides subjected to ammonia (NH 3 ) annealing were employed to realize nitridation without oxidation process. Because NH 3 -annealed oxides have a drawback of high leakage current, deposition of dielectrics on ALD SiO 2 with subsequent NH 3 annealing were performed to reduce leakage current and to prevent oxidation, respectively. The employments of this process reduced interface trap density and surface roughness effectively while maintaining low leakage current. 4H-SiC is a promising wide-band-gap material with superior electrical, chemical, and thermal properties. Because of these characteristics, it attracts great interest for use in high-power, high-frequency, and high-temperature applications.
4H-SiC is a promising wide-band-gap material with superior electrical, chemical, and thermal properties. Because of these characteristics, it attracts great interest for use in high-power, high-frequency, and high-temperature applications. [1] [2] [3] However, the 4H-SiC metal-oxidesemiconductor (MOS) structure has some drawbacks such as high interface trap density (D it ) and near interfacial oxide traps (N it ) which result from residual carbon, carbon clusters, and dangling bonds at the SiO 2 /4H-SiC interface. These traps are generated during thermal oxidation and reduce the channel mobility of 4H-SiC MOS field-effect transistors (FETs). [4] [5] [6] Nitridation using nitric oxide (NO) or nitrous oxide (N 2 O) gas is an effective method for mitigating these problems at oxide/semiconductor interfaces; however, this method is not sufficient to reduce carbon-related defects. 7, 8 The use of atomic-layer-deposited (ALD) oxides subjected to NO post-deposition annealing (PDA) was also studied to avoid interface oxidation; an improved interface and MOSFET characteristics were demonstrated in this process. 9 However, these aforementioned methods could not provide sufficient passivation of interface traps owing to additional oxidation by oxygen source from the NO gas. [10] [11] [12] In this study, we adopted ALD SiO 2 with NH 3 PDA to obtain a nitrided SiO 2 /4H-SiC interface without oxidation. NH 3 annealing is considered an effective method for reducing D it and effective oxide charge (Q eff ) by an order of magnitude. However, it induces a large amount of nitrogen throughout the oxide; therefore, it significantly changes the oxide stoichiometry and decreases the breakdown field (E b ). [13] [14] [15] [16] This low breakdown field is the main drawback of NH 3 annealing and is the reason why it has not been studied as much as NO-based post-oxidation annealing (POA). Therefore, in the current study, the deposited dielectrics, high-density plasma chemical vapor deposition (HDPCVD) SiO 2 and ALD Al 2 O 3 , on ALD SiO 2 with NH 3 annealing were attempted to reduce leakage current while maintaining oxidation-free SiO 2 /4H-SiC interface.
MOS capacitors were fabricated with a 12-μm-epitaxial layer, doped with 5 × 10 15 cm −3 of nitrogen, on Si-face n-type 4H-SiC wafers. A standard wafer cleaning process (RCA) was carried out prior to oxide growth for improving the interface quality. Thereafter, a wet oxidation process at 1100
• C was performed for 2 h for obtaining a thermally grown oxide (denoted as "T" hereafter). For obtaining ALD oxides, SiO 2 films were deposited by ALD using SiH 2 [N(C 2 H 5 ) 2 ] 2 [bis(diethylamino)silane] and O 2 plasma as a precursor and reactant, respectively (denoted as "A" hereafter). 17 Before the ALD growth, z E-mail: jheo@jnu.ac.kr; thinfilm@snu.ac.kr the same cleaning process was used. The ALD chamber pressure and substrate temperature were kept at 3 Torr and 280
• C, respectively. NO and NH 3 gas annealing were performed for 2 h at 1175
• C and 1100
• C, respectively (denoted respectively as "NO" and "NH 3 " hereafter). During the cooling to 800
• C for about 2.5 h, Ar gas flow was maintained. The thickness of all oxide layers was evaluated by spectroscopic ellipsometer. The thickness of both thermally grown and ALD SiO 2 after being subjected to NO PDA was 28 nm. The thickness of ALD SiO 2 subjected to NH 3 gas annealing was 15 nm. HDPCVD SiO 2 with a thickness of 25 nm (denoted as "H" hereafter) was deposited on NH 3 -annealed SiO 2 . The HDPCVD was performed using SiH 4 , O 2 , and Ar gases at the substrate temperature of 250
• C. The process pressure was 3 mTorr and the deposition rate was 10 Å/s. ALD Al 2 O 3 was also deposited on NH 3 -annealed ALD SiO 2 by using trimethylaluminum (TMA) as a precursor and H 2 O as a reactant at 310
• C. 100 nm-thick Ni gate electrode was formed by E-beam evaporator and the area was defined to be 1.3 × 10 −3 cm 2 by photolithography. Backside Ohmic contact was prepared by thermal evaporation of 100 nm-thick Al. All the metal depositions were carried out without additional substrate heating. The capacitance-voltage (C-V) characteristics were measured using an HP4140 and D it was measured via the conductance method by using an HP4284. 18, 19 Conductance method provided the D it which is linearly proportional to the peak value of a conductance as a function of measured frequency (G p /ω) at room temperature. The current density-electric field (J-E) characteristics were measured by the time-zero dielectric breakdown (TZDB) test carried out using an HP4155A analyzer. J-E characteristics were analyzed from eight MOS structures and the electric field was calculated by dividing applied voltage with total oxide thickness. Chemical profiles of the oxides were obtained by time-of-flight secondary ion mass spectroscopy (ToF-SIMS). The ToF-SIMS data were acquired using 8 keV Cs + ion bombardment while monitoring clustered secondary species of the M + Cs form. Figures 1a and 1b show the temperature dependence of the J-E characteristics of ALD SiO 2 before and after NO PDA. The current of as-deposited ALD SiO 2 did not vary much with temperature changes. After NO PDA, in contrast, the current in a medium electric field region (2-6 MV/cm) showed a gradual increase as the temperature increased from 300 K to 390 K. Such temperature dependence of the current was attributed to the Pool-Frenkel conduction mechanism in addition to the Fowler-Nordheim tunneling in this region (data not shown). Similar mixed conduction behavior was also recently reported by Sometani et al. 20 This phenomenon indicates additional oxidation of a newly grown oxide during NO PDA induces trap sites. Moreover, the increased oxide thickness (from 22 nm to 28 nm) supports that NO PDA introduces oxygen at the SiO 2 /4H-SiC interface. This oxygen leads to additional oxidation of SiC, which is the major drawback of NO PDA. 10 To avoid this oxidation problem, NH 3 PDA was investigated as an alternative gas ambient to NO. First, an ALD SiO 2 layer with a thickness of 15 nm was deposited; this was followed by NH 3 PDA to form a nitrided dielectric layer without oxidation process. J-E measurements revealed that such an oxide obtained after NH 3 PDA shows much larger leakage current than that obtained after NO POA (data not shown). To block the leakage current originated from NH 3 annealing, an additional 13-nm-thick ALD SiO 2 layer was deposited. Inert gas annealing (IGA) using Ar gas (denoted as "I" hereafter), generally used to reduce the number of defect states in as-deposited oxides, was conducted for 1 h at 1175
• C for curing the upper ALD SiO 2 layer. From J-E characteristics, we already confirmed that ALD SiO 2 layer with IGA (A+I) exhibits a good insulator (data not shown). However, the A+NH 3 +A+I stack showed very high leakage current at 300 K, contrary to our expectation (Fig. 2a) . The data acquired for constructing C-V curves was not reliable owing to such high leakage current. For comparison, the same process (NH 3 +A+I) was repeated using the thermal oxide as the starting material instead of ALD SiO 2 (T+NH 3 +A+I), and it showed slightly better leakage properties. However, all these oxides were still very inferior to thermal and ALD oxides obtained after NO POA (T+NO and A+NO, respectively, in Fig. 2a) . Such high leakage current of the A+NH 3 +A+I stack may have originated from nitrogen incorporation into the defective lower and/or upper ALD SiO 2 layer. This is clearly shown in the ToF-SIMS depth profile in Fig. 2b . The stacked structure obtained by subjecting ALD SiO 2 to NH 3 PDA (A+NH 3 +A+I) showed much larger nitrogen amount than ALD SiO 2 subjected to NO PDA only (A+NO) as well as the thermal-oxide-based stack (T+NH 3 +A+I). It appears that NO PDA induced only a small amount of nitrogen, and this nitrogen passivated defects only at the oxide/4H-SiC interface. However, nitrogen originating from NH 3 annealing appeared to spread throughout the entire ALD SiO 2 layer; moreover, its amount was higher than that in the case of thermally grown SiO 2 . This large nitrogen amount was not only incorporated into the lower ALD SiO 2 layer but also diffused to the upper additional ALD SiO 2 layer after high-temperature IGA. Therefore, it can be concluded that an additional ALD SiO 2 layer with Ar IGA (A+I) is not effective for reducing leakage current. Mobile hydrogen ion (H + ) incorporated during NH 3 annealing could also be the cause of high leakage current. However, it was confirmed using double sweep C-V that little amount of mobile ions including H + is left inside the oxide after NH 3 annealing. It is believed that Ar flow during 2.5 h cooling effectively removed mobile ions, as reported by Chanthaphan et al. 21 and Jung et al. 22 Therefore, nitrogen incorporation into the defective ALD SiO 2 is the main cause of the inferior leakage behavior.
Another structure of bilayer SiO 2 , HDPCVD SiO 2 on ALD SiO 2 , was also employed to reduce leakage current (A+NH 3 +H). HDPCVD SiO 2 is more stable than ALD SiO 2 even though the former is obtained without high-temperature annealing. 23, 24 In addition, an ALD Al 2 O 3 layer was tested as an upper dielectric layer to reduce leakage current by restricting the nitrogen accumulation region (A+NH 3 +Al 2 O 3 ). Al 2 O 3 is deposited ideally by ALD, and it has good thermal stability with low leakage current. 23 Forming gas (5%-H 2 /95%-N 2 ) annealing (FGA, denoted as "F" hereafter) was carried out after Al 2 O 3 deposition for 1 h at 800
• C; this process is known to eliminate dangling bonds and fixed charges in the Al 2 O 3 layer (finally, A+NH 3 +Al 2 O 3 +F). 26, 27 An annealing temperature of 800
• C was selected to minimize nitrogen diffusion to the upper ALD oxide layer.
The J-E characteristics in Fig. 3a show that the upper HDPCVD SiO 2 or ALD Al 2 O 3 layer considerably decreased the leakage current level compared to the stack with an upper ALD SiO 2 layer, especially in the soft breakdown region. Therefore, this stacked structure containing an HDPCVD SiO 2 IGA (A+I). The reduced leakage current level enabled us to evaluate the interface characteristics of NH 3 -annealed SiO 2 /4H-SiC, which did not undergo the detrimental additional oxidation process. The D it distribution for the stacked structure containing HDPCVD SiO 2 or ALD Al 2 O 3 on NH 3 -annealed ALD SiO 2 extracted by the conductance method is shown in Fig. 3b . It can be seen that stacks containing HDPCVD SiO 2 or ALD Al 2 O 3 subjected to FGA exhibited lower D it than that containing ALD SiO 2 with NO annealing (A+NO). We believe that NH 3 annealing, which formed a nitrided SiO 2 layer without oxidation process, lowered D it (Fig. 3b) , and the upper additional dielectric layer with superior properties (HDPCVD SiO 2 or ALD Al 2 O 3 ) maintained good leakage characteristics (Fig. 3a) . The surface roughness of 4H-SiC induces mobility degradation. Some studies have reported an increase in the surface roughness of 4H-SiC after oxidation, and attributed this increase to the formation of carbon clusters and/or silicon oxycarbides during oxidation. [28] [29] [30] Lowtemperature and suppressed oxidation of a stacked structure with an upper HDPCVD SiO 2 or ALD Al 2 O 3 layer results in low D it as well as a smoother 4H-SiC surface.
9,31-33 Figure 4 shows the atomic force microscopy (AFM) images of 4H-SiC, after the removal of all oxide layers by using HF, to confirm the surface roughness degradation due to oxidation process. The root-mean-square (RMS) roughness of the stacked oxide structure containing an HDPCVD SiO 2 or ALD Al 2 O 3 layer on NH 3 -annealed ALD SiO 2 was measured from the AFM images (A+NH 3 +H and A+NH 3 +Al 2 O 3 +F). The measured RMS values for these two structures were 0.662 nm and 0.786 nm, respectively. These values are much lower than that for not only thermally grown SiO 2 (1.78 nm, not shown here) but also the ALD oxide with NO POA (1.24 nm). Moreover, these values are similar to that for a bare SiC wafer (0.546 nm). Therefore, minimizing oxidation is also effective for lowering surface roughness. Both low D it at the interface and a smooth 4H-SiC surface were successfully achieved using ALD SiO 2 subjected to NH 3 PDA.
In summary, a facile method to avoid the generation of carbonrelated defects and a rough interface at an oxide/4H-SiC interface was established. NH 3 annealing was investigated to replace the conventional NO annealing process, which has a detrimental oxidation problem. A thin ALD SiO 2 layer subjected to NH 3 PDA was used to maintain low D it without oxidation. However, NH 3 annealing led to the increased leakage current. An additional HDPCVD SiO 2 or ALD Al 2 O 3 layer subjected to FGA provided good leakage properties to the whole oxide stack. The NH 3 nitridation method proposed herein can avoid detrimental oxidation and it preserves a smooth 4H-SiC surface, suggesting that it could be a viable alternative to NO PDA .
